A-Level Computer Science · Syllabus 4.1
Central processing unit (CPU) architecture
Coursebook chapter 4: Processor fundamentals
No chapter review yet. It is on its way.
InteractiveVon Neumann Model, Registers and Buses4.1.1 The Von Neumann model, the stored program concept, registers and the three buses, labs and the real Paper 1 questions.Open →
InteractiveCPU Performance and Ports4.1.2 Clock speed, cores, cache, RAM and bus width, and the USB, HDMI and VGA ports, labs and the real Paper 1 questions.Open →
InteractiveThe Fetch-Execute Cycle and Interrupts4.1.3 Register transfer notation, a fetch-execute simulator and interrupt handling, labs and the real Paper 1 questions.Open →
Extra activities that deepen understanding or give more support. Shown in syllabus order.
No extra resources for this chapter yet.
Deleted: hidden from students and progress. Only you can see this tab.